gl
o
signal
← All stories
Static
1 source
·
5h ago
I designed a nibble-oriented CPU in Verilog to build a scientific calculator